Die Fachbereichsverwaltung des Fachbereiches 3 der Universität Bremen Hier geht es zur Homepage der Verwaltung des Fachbereiches 3 der Universität Bremen Hier geht es zur Homepage der Informatik des Fachbereiches 3 der Universität Bremen Hier geht es zur Homepage der Mathematik des Fachbereiches 3 der Universität Bremen Hier geht es zur Homepage des Fachbereiches 3 der Universität Bremen Hier geht es zur Homepage der Universität Bremen


Für den Fall, dass Ihr Computer das entsprechende Format nicht angezeigen kann, können Sie sich hier das Dokument als unformatierte Textausgabe ansehen.

(Bitte haben Sie dafür Verständnis, dass gewisse Dokumente nicht als Textalternative zur Verfügung stehen.)

Download Intellectual Property Protection in SoC design (application/pdf 210.8 KB)

Textalternate  Intellectual Property Protection in SoC design

Einladung zum Vortrag

16. Juni 2015, 13 Uhr s.t.
Universität Bremen | MZH 4380

Prof. Susmita SurKolay
ACM Unit, Indian Statistical Institute Kolkata

Intellectual Property Protection in SoC design
VLSI designs and hardware cores are reused in order to meet the design specifications on time, considering the
numerous constraints imposed by nanometer technology. Electronic description of a VLSI design or a hardware core
is an intellectual property (IP), and may be infringed upon either in the design house, or the fabrication facility, or at
the time of its reuse in a system. This mandates incorporating techniques for intellectual property protection in the
VLSI design flow. The IP of a VLSI design, which culminates in fabrication of the integrated circuit, differs from other
sources of IPs such as image, text, because in addition to its physical and structural description, it also has a
behavioral specification which should remain unaltered by any IP protection technique. IPs at the design level are
editable and hence more flexible for reuse yet more vulnerable to misappropriation. Security in activation of chips,
especially in embedded systems, is an equally grave issue and has led to the paradigm of designforsecurity.
This talk aims at presenting the major concerns in IP security and the challenges to implement the countermeasures
and retain their effectiveness in the entire life cycle.
Susmita SurKolay received the B.Tech degree from Indian Institute of Technology Kharagpur and the Ph.D.
degree from Jadavpur University India. She was a Research Assistant at Massachusetts Institute of Technology,
postdoctoral fellow at University of NebraskaLincoln and Visiting Faculty at Intel Corp., USA. She is presently a
Professor in the Advanced Computing and Microelectronics Unit of the Indian Statistical Institute, Kolkata,
India. Her research contributions are in the areas of algorithmic CAD for VLSI physical design, fault modeling
and testing, IP protection of VLSI design, synthesis of quantum computers, graph algorithms. She has authored
several technical papers in international journals and refereed conference proceedings and a chapter in the
Handbook on Algorithms for VLSI Physical Design Automation. She was the Technical Program CoChair of VLSI
Design Conference 2005, VDAT 2007, ISVLSI 2011, and has served on the program committees of several
international conferences. She has also been on the editorial board of Proc. of IEE CDT, and an Associate Editor
of the IEEE Transactions on VLSI Systems. She is a Distinguished Visitor of IEEE Computer Society(India), Senior
Member of IEEE, Member of ACM, IET and VLSI Society of India. Two papers coauthored by her won best
paper awards at two international conferences. Among many other awards, she was the recipient of the
President of India Gold Medal (summa cum laude) at IIT Kharagpur and IBM Faculty Award.

Dieser Gast wurde von Rolf Drechsler eingeladen.
Prof. Dr. Rolf Drechsler 21863932

Intellectual Property Protection in SoC design
Intellectual Property Protection in SoC design



Seitenanfang  -  Impressum Zuletzt geändert durch: jungmann [b]   16.06.2015 Admin-Login